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Abstract: In this paper, Carry Select Adder (CSA) structures are proposed utilizing parallel prefix
adders. Rather than utilizing double Ripple Carry Adders (RCA), parallel prefix viper i.e., Brent Kung
(BK) snake is utilized to outline Regular Linear CSA. Adders are the essential building obstructs in
advanced incorporated circuit based plans. Swell Carry Adder (RCA) gives the smaller outline however
takes longer calculation time. The time basic applications utilize Carry Look-ahead plan (CLA) to infer
quick outcomes however they prompt increment in territory. Convey Select Adder is a bargain amongst
RCA and CLA in term of zone and postponement. Deferral of RCA is extensive in this manner we have
supplanted it with parallel prefix viper which gives quick outcomes. In this paper, structures of 16-Bit
Regular Linear Brent Kung CSA, Modified Linear BK CSA, Regular Square Root (SQRT) BK CSA and
Modified SQRT BK CSA are composed. Power and postponement of all these snake designs are figured
at various info voltages. The outcomes portray that Modified SQRT BK CSA is superior to anything the
various viper models as far as power yet with little speed punishment. The outlines have been
incorporated at 45nm innovation utilizing Tanner EDA instrument.
Key Words: Brent Kung (BK) snake; Ripple Carry Adder (RCA); Regular Linear Brent Kung Carry
Select Adder; Modified Linear BK Carry Select Adder; Regular Square Root (SQRT) BK CSA and
Modified SQRT BK CSA;
1.INTRODUCTION
A viper is an advanced circuit that performs
expansion of numbers. In numerous PCs and
different sorts of processors, adders are utilized in
the number juggling rationale unit, as well as in
different parts of the processor, where they are
utilized to compute addresses, table files, and
comparable tasks. Expansion normally impacts
broadly the general execution of computerized
frameworks and a number-crunching capacity.
Adders are utilized as a part of multipliers, in DSP
to execute different calculations like FFf, FIR and
IlR. A huge number of directions every second are
performed in microchips utilizing adders. In this
way, speed of task is the most critical limitation.
Plan of low power, fast information way rationale
frameworks are a standout amongst the most basic
zones of research in VLSI. In CSA, every single
conceivable estimation of the information convey
i.e. 0 and 1 are characterized and the outcome is
assessed ahead of time. Once the genuine
estimation of the convey is known the outcome can
be effectively chosen with the assistance of a
multiplexer arrange. Regular Carry Select Adder
[1] is outlined utilizing double Ripple Carry Adders
(RCAs) and after that there is a multiplexer
organize. Here, one RCA (Cin=l ) is supplanted by
brent kung adder.As, RCA (for Cin=O) and Brent
Kung snake (for Cin=l ) devour more chip territory,
so an include one plan i.e., Binary to Excess-l
converter is presented. Likewise the square root
snake models of CSA [2] are planned utilizing
brent kung viper so as to decrease the power and
postponement of snake.
In this paper, Modified Square Root Carry select
Adder utilizing Brent Kung snake is proposed
utilizing single BK and BEC rather than double
RCAs keeping in mind the end goal to decrease the
power utilization with little punishment in speed.
This paper is composed as takes after: In segment
2, parallel prefix adders are outlined. Segment 3
clarifies Regular Linear BK CSA and area 4 give
points of interest of Modified Linear BK CSA. In
area 5, Regular Square Root BK CSA is explained.
The structure of Modified Square Root BK Carry
Select Adder is illuminated in Section 6.
Recreation Results and correlation are assessed in
area 7 and segment 8 closes.
2. PARALLEL PREFIX ADDERS
Parallel prefix adders [3] are used to speed up the
binary additions as they are very flexible. The
structure of Carry Look Ahead Adder (CLA) is
used to obtain parallel prefix adders [4] . Tree
structures are used to increase the speed [5] of
arithmetic operation. Parallel prefix adders are used
for high performance arithmetic circuits in
industries as they increase the speed of operation.
The construction of parallel prefix adder [6]
involves three stages:
1. Pre- processing stage
2. Carry generation network
3. Post processing stage
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Pre-possessing stage
Generate and propagate signals to each pair of
inputs A and B are computed in this stage. These
signals are given by the following equations:
Pi=Ai xor Bi (1)
Gi=Ai and Bi (2)
Carry generation network
In this stage, we compute carries equivalent to each
bit. Implementation of these operations is carried
out in parallel. After the computation of carries in
parallel they are segmented into smaller pieces.
Carry propagate and generate are used as
intermediate signals which are given by the logic
equations 3& 4:
CPi:j=Pi:k+l and Pk:j     (3)
CGi:j=Gi:k+l or (Pi:k+l and Gk:j)   (4)
The operations involved in fig. 1 are given as:
CPO=Pi and Pj    (3(i))
CGO=(Pi and Gj) or Gi    (3(ii) )
Fig. I Carry Network
Post processing Stage
This is the concluding step to compute the
summation of input bits. It is common for all the
adders and the sum bits are computed by logic
equation 5& 6:
Ci-1= (Pi and Cin ) or Gi (4)
Si=Pi xor Ci-1 (5)
Brent-Kung Adder
Brent-Kung adder [7] is a very well-known
logarithmic adder architecture that gives an optimal
number of stages from input to all outputs but with
asymmetric loading on all intermediate stages. It is
one of the parallel prefix adders. Parallel prefix
adders are unique class of adders that are based on
the use of generate and propagate signals. The cost
and wiring complexity is less in brent kung adders.
But the gate level depth of Brent-Kung adders [8]
is 0 (log2(n)), so the speed is lower. The block
diagram of 4-bit Brent-Kung adder is shown in Fig.
2.
3. REGULAR LINEAR BRENT KUNG
CARRY SELECT ADDER
Conventional Carry Select Adder consists of dual
Ripple Carry Adders and a multiplexer. Brent
Kung Adder [9] has reduced delay as compared to
Ripple Carry Adder. So, Regular Linear BK CSA
is designed using Brent Kung Adder. Regular
Linear KS CSA consists of a single Brent Kung
adder for Cin=O and a Ripple Carry Adder for
Cin=1. It has four groups of same size. Each group
consists of single Brent Kung adder, single RCA
and multiplexer. We use tree structure form in
Brent Kung adder to increase the speed of
arithmetic operation. The block diagram of Regular
Linear BK CSA is shown in Fig. 3.
In group 2 of Regular Linear CSA, there are single
BK for Cin=O and single RCA for Cin=1. Now,
the C3 tells whether the input carry is 0 or 1 and
depending on its value the output of particular
block is selected. If C3=0 then the output of BK
with Cin=O is selected using 10:5 multiplexer and
if C3=1 then output of RCA with Cin=l is selected
using the MUX. A 4-bit Sum [7:4] and an output
carry, C7 is obtained at the output of group 2. The
schematic of 16-Bit Regular linear BK CSA is
shown in Fig. 4. Now, power and delay of this
circuit is calculated.
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4. MODIFIED LINEAR BRENT KUNG
CARRY SELECT ADDER
Regular Linear Brent Kung Carry Select Adder
uses single Ripple Carry Adder (RCA) for Cin=O
and brent kung adder for Cin=l and is therefore
area-consuming. So, different add-one schemes like
Binary to Excess- 1 Converter (BEC) have been
introduced. Using BEC, Regular Linear BK CSA is
modified in order to obtain a reduced area and
power consumption. Binary to Excess-l converter is
used to add 1 to the input numbers. So, here Brent
Kung adder with Cin=1 will be replaced by BEC
because it require less number of logic gates for its
implementation so the area of circuit is less. A
circuit of 4-bit BEC and truth table is shown in Fig.
5 and Table I respectively.
Fig. 5 4-bit Binary to Excess-I code Converter
The Boolean expressions of 4-bit BEC are listed
below, (Note: functional symbols, - NOT, & AND,
/\ XOR).
XO = -BO
Xl = BO (l )/\Bl
X2 = B2 /\ (BO & Bl )
X3 = B3 /\ (BO & B 1 & B2)
TABLE I. TRUTH TABLE OF 4-BIT BINARY
To EXCESS-I CONVERTER
Linear Modified BK CSA is designed using Brent
Kung adder for Cin=O and Binary to Excess-l
Converter for Cin=l in order to reduce the area and
power consumption with small speed penalty.
Linear Modified BK CSA consists of 4 groups.
Each group consists of single BK adder, BEC and
multiplexer. The block diagram of Linear Modified
BK CSA is shown in Fig. 6.
To replace the N-bit Brent Kung adder, a N+l bit
BEC is required. The importance of BEC logic
comes  from the large silicon area reduction when
designing Linear Modified BK  CSA for large
number of bits. The schematic of Linear Modified
BK CSA is shown in Fig. 7.
5. REGULAR SQUARE ROOT BRENT KUNG
CARRY SELECT ADDER
Regular Linear Brent Kung Carry Select Adder
consumes large area and to reduce its area a new
design of adder is used i.e. Regular Square Root
Brent Kung Carry Select Adder. Regular Square
Root BK CSA has 5 groups of different size brent
kung adder. Each group contains single BK for
Cin=O, RCA for Cin=1 and MUX. The block
diagram of the 16-bit regular SQRT BK CSA is
shown in Fig. 8. High area usage and high time
delay are the two main disadvantages of Linear
Carry Select Adder. These disadvantages of linear
carry select adder can be rectified by SQRT CSA
[10]. It is an improved version of linear CSA. The
time delay of the linear adder can decrease, by
having one more input into each set of adders than
in the previous set. This is called a Square Root
Carry Select Adder.
The schematic of 16-bit Regular Square Root BK
Carry Select Adder is shown in Fig. 9. There are 5
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groups in Regular Square Root BK Carry Select
Adder [11] . Here single Brent Kung adder is used
for Cin=O and ripple carry adder is used for Cin=l
and then there is a multiplexer stage. Due to the
presence of RCA and BK, this circuit consumes
large area.
6. MODIFIED SQUARE ROOT BRENT
KUNG CARRY SELECT ADDER
Modified Square Root Brent Kung Carry Select
Adder has been designed using Brent kung adder
for Cin=O and BEC for Cin=l and then there is a
multiplexer stage. It has 5 groups of different size
brent kung adder and Binary to Excess-l Converter
(BEC). BEC is used to add 1 to the input numbers.
Less number of logic gates are used to design BEC
as compared to RCA therefore it consumes less
area. The block diagram of the 16-bit modified
Square Root BK Carry Select Adder is shown in
Fig. 10.
Each group contains one BK, one BEC and MUX.
For NBit Brent Kung adder, N+ 1 Bit BEC is used.
Fig. 11 shows the schematic of 16-Bit Modified
SQRT CSA. Power consumption and delay of this
adder is calculated for 16-Bit word size.
7. SIMULATION RESULTS AND
COMPARISON
Various adders were designed in Tanner EDA
version 13.0 tool using Predictive Model Beta
Version  5nm CMOS technology. Power
consumption and delay of various adders like
Regular Linear BK CSA, Regular SQRT BK CSA,
Modified Linear BK CSA and Modified SQRT BK
CSA has been calculated for 16-Bit word size. The
comparison of various adders for different
parameters like delay and power consumption is
shown in Table II. The result analysis shows that
Modified Square Root Brent kung Carry Select
Adder shows better results than all the other adder
architectures in terms of power consumption at
different input voltages but with a small speed
penalty. The graphical representation of
comparison of Regular Linear BK CSA and
Modified Linear BK CSA for different input
voltages for power consumption is shown in fig.
12. Results show that modified linear BK CSA
shows better results than Regular Linear BK CSA.
The graphical representation of comparison of
Regular SQRT BK CSA and Modified SQRT BK
CSA at  different input voltages for power
consumption is shown in fig. 13. Results show that
modified SQRT BK CSA shows better results than
Regular SQRT BK CSA. The graphical
representation of comparison of Regular linear BK
CSA and Modified SQRT BK CSA for power
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consumption at different input voltages is shown in
Fig. 14. The graphical representation of
comparison of different adders for delay at
different input voltages is shown in Fig. 15.
Fig. 16, Fig. 17 and Fig. 18 shows the power Vs
Temperature graphs for Regular linear BK CSA
and modified linear BK CSA, regular SQRT BK
CSA and modified SQRT BK CSA, regular linear
BK CSA and modified SQRT BK CSA
respectively. From the graphical representation it is
clear that Modified Linear and Square Root BK
CSA have reduced power consumption but they
have increased delay in comparison to Regular
Linear and Square Root BK CSA. Modified square
root brent kung carry select adder consumes less
power than all the other adder archite ctures at
different input voltages and as the input voltage is
reduced, the power consumption also reduces.
8. CONCLUSION
In this work, a Modified Square Root BK Carry
Select Adder is proposed which is designed using
single Brent kung adder and Binary to Excess-l
Converter instead of using single brent kung adder
for Cin=O and Ripple Carry Adder for Cin=l in
order to reduce the delay and power consumption
of the circuit. Here, the adder architectures like
Regular Linear BK CSA, Modified Linear BK
CSA, Regular SQRT BK CSAand Modified SQRT
BK CSA are designed for 16-Bit word size only.
This work can be extended for higher number of
bits also. By using parallel prefix adder, delay and
power consumption of different adder architectures
is reduced. As, parallel prefix adders derive fast
results therefore brent kung adder is used. The
synthesized results show that power consumption
of Modified SQRT BK CSA is reduced in
comparison to Regular Linear CSA but with small
speed penalty. The calculated results conclude that
Modified Square Root BK Carry Select Adder is
better in terms of power consumption when
compared with other adder architeclures and can be
used in different applications of adders like in
multipliers, to execute different algorithms of
Digital Signal Processing like Finite Impulse
Response, Infinite Impulse Response etc.
9.REFERENCES
[I] Shivani Parmar and Kirat Pal Singh,"
Design of High Speed Hybrid Carry Select
Adder", IEEE's 3rd International Advance
Computing Conference (IACC) Ghaziabad,
ISBN: 978-1-4673-4527-9,22-23 February
2013.
[2] Yajaun He, Chip-Hong Chang, and
Jiangmin Gu, "An area efficient 64- Bit
square Root carry-select adder for low
power Applications, " in Proc. IEEE
International Symposium Circuits and
Systems, vol. 4, pp. 4082-4085,2005.
Karimala Balakrishna* et al.
(IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH
Volume No.6, Issue No.4, June - July 2018, 8409-8414.
2320 –5547 @ 2013-2018 http://www.ijitr.com All rights Reserved. Page | 8414
[3] M. Snir, "Depth-Size Trade-Offs for Parallel
Prefix Computation", Journal of Algorithms,
Vo!.7, Issue-2, pp.185-201, June 1986.
[4] David Jeff Jackson and Sidney Joel Hannah,
"Modelling and Comparison of Adder
Designs with Verilog HDL", 25th South-
eastern Symposium on System Theory,
pp.406-4tO, March 1993.
[5] Belle W.Y. Wei and Clark D. Thompson,
"Area-Time Optimal Adder Design", IEEE
transactions on Computers, vo!.39, pp. 666-
675, May1990.
[6] Y. Choi, "Parallel Prefix Adder Design",
Proc. 17th IEEE Symposium on Computer
Arithmetic, pp. 90-98, 27th June 2005.
[7] J. M. Rabaey, "Digital Integrated Circuits-
A Design Perspective", New Jersey,
Prentice-Hall, 2001.
[8] R. Brent and H. Kung, "A regular layout for
parallel adders", IEEE Transaction on
Computers, vol. C-31,n o.3,p p. 260-264,M
arch 1982.
[9] Adilakshmi Siliveru, M. Bharathi, "Design
of Kogge-Stone and BrentKung adders
using Degenerate Pass Transistor Logic",
International Journal of Emerging Science
and Engineering, Vol.-I, Issue-4, February
2013.
[10] K. Saranya, "Low Power and Area-Efficient
Carry Select Adder", International Journal
of Soft Computing and Engineering, Vol.-2,
Issue-6, January 2013.
[11] Deepthi Obul Reddy and P. Ramesh Yadav,
"Carry Select Adder with Low Power and
Area Efficiency", lnlernalional Journal of
Engineering Research and Developmenl,
Vol. 3, Issue 3, pp. 29-35, August 2012.
AUTHOR’s PROFILE
Karimala Balakrishna, Pursuing
M.Tech (VLSI&ESD) from SKR




Professor in Deportment of ECE,
SKR College of Engineering &
Technology, Manubolu, SPSR
Nellore.AP.
